

Fifteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3

9EX21531
Recommended Application:

15 Output PCIe G3 Differential Buffer with 2:1 input mux

General Description

The ICS9EX21531 provides 15 output clocks for PCIe Gen1/2/3 applications. The 9EX21531 has 4 selectable SMBus addresses, and dedicated CKPWRGD/PD# and VDDA pins for easy board design. A differential clock from a CK410B+ or CK420BQ main clock generator, such as the ICS932S421, drives the ICS9EX21531. In fanout mode, the 9EX21531 provides outputs up to 166MHz.

Output Features:


- 15 - 0.7V current mode differential HSCL output pairs

Features/Benefits:

- Pin compatible to 9EX21501/ Easy PCIe Gen3 upgrade
- 4 Selectable SMBus Addresses/Multiple devices can share the same SMBus Segment
- 8 dedicated and 2 group OE# pins/Hardware control of the outputs
- PLL or bypass mode/PLL can de-jitter incoming clock
- Selectable PLL bandwidth/minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible/tracks spreading input clock for low EMI
- SMBus Interface/unused outputs can be disabled
- Undriven differential outputs in Power Down mode/Easy power management

Key Specifications:

- Cycle-to-cycle jitter <50ps
- Output-to-output skew < 150 ps
- PCIe Gen3 phase jitter < 1.0ps RMS

Functional Block Diagram


Pin Description

PIN #	PIN NAME	TYPE	DESCRIPTION
1	OE9#	IN	Active low input for enabling DIF pair 9. 1 = tri-state outputs, 0 = enable outputs
2	DIF_9	OUT	0.7V differential true clock output
	DIF_9#	OUT	0.7V differential complement clock output
4	OE10#	IN	Active low input for enabling DIF pair 10. 1 = tri-state outputs, 0 = enable outputs
5	DIF_10	OUT	0.7V differential true clock output
6	DIF_10#	OUT	0.7V differential complement clock output
7	OE11#	IN	Active low input for enabling DIF pair 11. 1 = tri-state outputs, 0 = enable outputs
8	DIF_11	OUT	0.7V differential true clock output
9	DIF_11#	OUT	0.7V differential complement clock output
10	GND	PWR	Ground pin.
11	VDD	PWR	Power supply, nominal 3.3V
12	DIF_12	OUT	0.7V differential true clock output
13	DIF_12#	OUT	0.7V differential complement clock output
14	OE12#	IN	Active low input for enabling DIF pair 12. 1 = tri-state outputs, 0 = enable outputs
15	DIF_13	OUT	0.7V differential true clock output
16	DIF_13#	OUT	0.7V differential complement clock output
17	VDD	PWR	Power supply, nominal 3.3V
18	OE13_14#	IN	Active low input for enabling DIF pairs 13 and 14 1 = tri-state outputs, 0 = enable outputs
19	DIF_14	OUT	0.7V differential true clock output
20	DIF_14#	OUT	0.7V differential complement clock output
21	IREF	OUT	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
22	GND	PWR	Ground pin for the PLL core.
23	VDDA	PWR	3.3V power for the PLL core.
24	CLKA_IN	IN	True Input for differential reference clock.
25	CLKA_IN#	IN	Complement Input for differential reference clock.
26	GND	PWR	Ground pin.
27	CLKB_IN	IN	True Input for differential reference clock.
28	CLKB_IN#	IN	Complement Input for differential reference clock.
29	VDD	PWR	Power supply, nominal 3.3V
30	OE_01234#	IN	Active low input for enabling DIF pairs 0, 1, 2, 3 and 4. 1 = tri-state outputs, 0 = enable outputs
31	DIF_0	OUT	0.7V differential true clock output
32	DIF_0#	OUT	0.7V differential complement clock output

Pin Description (Continued)

33	DIF_1	OUT	0.7V differential true clock output
34	DIF_1#	OUT	0.7V differential complement clock output
35	DIF_2	OUT	0.7V differential true clock output
36	DIF_2#	OUT	0.7V differential complement clock output
37	VDD	PWR	Power supply, nominal 3.3V
38	GND	PWR	Ground pin.
39	DIF_3	OUT	0.7V differential true clock output
40	DIF_3#	OUT	0.7V differential complement clock output
41	DIF_4	OUT	0.7V differential true clock output
42	DIF_4#	OUT	0.7V differential complement clock output
43	OE5#	IN	Active low input for enabling DIF pair 5. 1 = tri-state outputs, 0 = enable outputs
44	DIF_5	OUT	0.7V differential true clock output
45	DIF_5#	OUT	0.7V differential complement clock output
46	OE6#	IN	Active low input for enabling DIF pair 6. 1 = tri-state outputs, 0 = enable outputs
47	DIF_6	OUT	0.7V differential true clock output
48	DIF_6#	OUT	0.7V differential complement clock output
49	VDD	PWR	Power supply, nominal 3.3V
50	OE7#	IN	Active low input for enabling DIF pair 7. 1 = tri-state outputs, 0 = enable outputs
51	DIF_7	OUT	0.7V differential true clock output
52	DIF_7#	OUT	0.7V differential complement clock output
53	VDD	PWR	Power supply, nominal 3.3V
54	HIBW_BYPM_LOBW#	IN	Trilevel input to select High BW, Bypass Mode or Low BW. 0 = Low BW Mode, Mid= Bypass Mode, 1 = High Bandwidth
55	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
56	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
57	SMB_A1	IN	SMBus address bit 1
58	SMB_A0	IN	SMBus address bit 0 (LSB)
59	SEL_A_B#	IN	Input to select differential input clock A or differential input clock B. 0 = Input B selected, 1 = Input A selected.
60	CKPWRGD/PD#	IN	Notifies the clock to sample latched inputs on the rising edge, and to power down on the falling edge.
61	DIF_8	OUT	0.7V differential true clock output
62	DIF_8#	OUT	0.7V differential complement clock output
63	OE8#	IN	Active low input for enabling DIF pair 8. 1 = tri-state outputs, 0 = enable outputs
64	VDD	PWR	Power supply, nominal 3.3V

Electrical Characteristics - Absolute Maximum Ratings

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
Input Low Voltage	V _{IL}		GND-0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface			V _{DD} +0.5V	V	1
Input High Voltage	V _{IHSMB}	SMBus clock and data pins			5.5V	V	1
Storage Temperature	T _s		-65		150	°C	1
Junction Temperature	T _j				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

²Operation under these conditions is neither implied nor guaranteed.

Electrical Characteristics - Input/Supply/Common Parameters

T_A = T_{COM} or T_{IND}; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	T _{COM}	Commercial range	0		70	°C	1
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V _{DD} + 0.3	V	1,6
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	V	1,6
Input Current	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	1
	I _{INP}	Single-ended inputs V _{IN} = 0 V; Inputs with internal pull-up resistors V _{IN} = VDD; Inputs with internal pull-down resistors	-200		200	uA	1
Input Frequency	F _{ibyp}	V _{DD} = 3.3 V, Bypass mode	33		167	MHz	2
	F _{ipll}	V _{DD} = 3.3 V, 100MHz PLL mode	80	100	110	MHz	2
Pin Inductance	L _{pin}				7	nH	1
Capacitance	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.50	1	ms	1,2
Input SS Modulation Frequency	f _{MODIN}	Allowable Frequency (Triangular Modulation)	30		33	kHz	1
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	4		12	cycles	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of control inputs			5	ns	1,2
Trise	t _R	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	V _{ILSMB}				0.8	V	1
SMBus Input High Voltage	V _{IHSMB}		2.1		V _{DD} SMB	V	1
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	1
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	1
Nominal Bus Voltage	V _{DD} SMB	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max V _{IL} - 0.15) to (Min V _{IH} + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min V _{IH} + 0.15) to (Max V _{IL} - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			100	kHz	1,5

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input

⁵The differential input clock must be running for the SMBus to be active

⁶See the functionality tables for the thresholds for the tri-level and low threshold inputs.

Electrical Characteristics - Clock Input ParametersT_A = T_{COM}; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V _{IHDIF}	Differential inputs (single-ended measurement)	600	800	1150	mV	1
Input Low Voltage - DIF_IN	V _{ILDIF}	Differential inputs (single-ended measurement)	V _{SS} - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	300		1000	mV	1
Input Amplitude - DIF_IN	V _{SWING}	Peak to Peak value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	V _{IN} = V _{DD} , V _{IN} = GND	-5		5	uA	1
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J _{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.² Slew rate measured through +/-75mV window centered around differential zero**Electrical Characteristics - DIF 0.7V Current Mode Differential Outputs**T_A = T_{COM}; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1		4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on			20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on)	660		850	mV	1
Voltage Low	VLow		-150		150		1
Max Voltage	Vmax	Measurement on single ended signal using absolute value. (Scope averaging off)			1150	mV	1
Min Voltage	Vmin		-300				1
Vswing	Vswing	Scope averaging off	300			mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250		550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off			140	mV	1, 6

¹ Guaranteed by design and characterization, not 100% tested in production. I_{REF} = VDD/(3xR_R). For R_R = 475Ω (1%), I_{REF} = 2.32mA. I_{OH} = 6 x I_{REF} and V_{OH} = 0.7V @ Z_O=50Ω (100Ω differential impedance).² Measured from differential waveform³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.⁴ Matching applies to rising edge rate of Clock / falling edge rate of Clock#. It is measured in a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope uses for the edge rate calculations.⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V_cross_delta to be smaller than V_cross absolute.**Electrical Characteristics - Current Consumption**T_A = 0 - 70°C; Supply Voltage V_{DD}/V_{DDA} = 3.3 V +/-5%.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DD3.3OP}	VDD rail. All outputs active @100MHz, C _L = Full load;		300	350	mA	1
	I _{DD3.3AOP}	VDDA rail. All outputs active @100MHz, C _L = Full load;		30	40	mA	1
Powerdown Current	I _{DD3.3PDZ}	VDD Rail, All differential pairs tri-stated		12	15	mA	1
	I _{DD3.3APDZ}	VDDA Rail, All differential pairs tri-stated		13	18	mA	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics - Skew and Differential Jitter Parameters

$T_A = 0 - 70^\circ\text{C}$; Supply Voltage $V_{DD}/V_{DDA} = 3.3\text{ V} \pm 5\%$,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]	t_{SPO_PLL}	Input-to-Output Skew in PLL mode nominal value @ 25°C, 3.3V	900	1000	1125	ps	1,2,4,5,8
CLK_IN, DIF[x:0]	t_{PD_BYP}	Input-to-Output Skew in Bypass mode nominal value @ 25°C, 3.3V	4000	4700	5200	ns	1,2,3,5,8
CLK_IN, DIF[x:0]	t_{DSPO_PLL}	Input-to-Output Skew Variation in PLL mode across voltage and temperature		250	350	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t_{DSPO_BYP}	Input-to-Output Skew Variation in Bypass mode across voltage and temperature		800	900	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t_{DTE}	Random Differential Tracking error between two 9EX devices in Hi BW Mode		2	5	ps (rms)	1,2,3,5,8
CLK_IN, DIF[x:0]	t_{DSSTE}	Random Differential Spread Spectrum Tracking error between two 9EX devices in Hi BW Mode		20	75	ps	1,2,3,5,8
DIF{x:0]	t_{SKEW_ALL}	Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)		75	150	ps	1,2,3,8
PLL Jitter Peaking	$j_{peak-hibw}$	LOBW#_BYPASS_HIBW = 1	0	2.5	3	dB	7,8
PLL Jitter Peaking	$j_{peak-lobw}$	LOBW#_BYPASS_HIBW = 0	0	2	2.5	dB	7,8
PLL Bandwidth	pll_{HIBW}	LOBW#_BYPASS_HIBW = 1	2	3	4	MHz	8,9
PLL Bandwidth	pll_{LOBW}	LOBW#_BYPASS_HIBW = 0	0.7	1	1.4	MHz	8,9
Duty Cycle	t_{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t_{DCD}	Measured differentially, Bypass Mode @100MHz	-2	0	2	%	1,10
Jitter, Cycle to cycle	$t_{jcy-cyc}$	PLL mode		30	50	ps	1,11
		Additive Jitter in Bypass Mode		20	50	ps	1,11

Notes for preceding table:

- ¹ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.
- ² Measured from differential cross-point to differential cross-point.
- ³ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.
- ⁴ This parameter is deterministic for a given device
- ⁵ Measured with scope averaging on to find mean value.
- ⁶ t is the period of the input clock
- ⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.
- ⁸ Guaranteed by design and characterization, not 100% tested in production.
- ⁹ Measured at 3 db down or half power point.
- ¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode
- ¹¹ Measured from differential waveform

Electrical Characteristics - Phase Jitter Parameters

$T_A = 0 - 70^\circ\text{C}$; Supply Voltage $V_{DD}/V_{DDA} = 3.3\text{ V} \pm 5\%$,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Phase Jitter, PLL Mode	$t_{jphPCIeG1}$	PCIe Gen 1		39	86	ps (p-p)	1,2,3
	$t_{jphPCIeG2}$	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.3	3	ps (rms)	1,2
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.0	3.1	ps (rms)	1,2
	$t_{jphPCIeG3}$	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.6	1	ps (rms)	1,2,4
<i>Additive</i> Phase Jitter, Bypass Mode	$t_{jphPCIeG1}$	PCIe Gen 1		1.4	10	ps (p-p)	1,2,3
	$t_{jphPCIeG2}$	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.30	0.4	ps (rms)	1,2,6
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.24	0.5	ps (rms)	1,2,6
	$t_{jphPCIeG3}$	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.07	0.3	ps (rms)	1,2,4,5,6

¹ Applies to all outputs.

² See <http://www.pcisig.com> for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Subject to final radification by PCI SIG.

⁵ Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

⁶ For RMS figures, additive jitter is calculated by solving the following equation: $(\text{Additive jitter})^2 = (\text{total jitter})^2 - (\text{input jitter})^2$

Clock Periods Differential Outputs with Spread Spectrum Enabled

Measurement Window		1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock	Units	Notes
Symbol		Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
		Minimum Absolute Period	Minimum Absolute Period	Minimum Absolute Period	Nominal	Maximum	Maximum	Maximum		
DIF	DIF 100	9.87400	9.99900	9.99900	10.00000	10.00100	10.05130	10.17630	ns	1,2,3

Clock Periods Differential Outputs with Spread Spectrum Disabled

Measurement Window		1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock	Units	Notes
Symbol		Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
		Minimum Absolute Period	Minimum Absolute Period	Minimum Absolute Period	Nominal	Maximum	Maximum	Maximum		
DIF	DIF 100	9.87400		9.99900	10.00000	10.00100		10.17630	ns	1,2,3

¹Guaranteed by design and characterization, not 100% tested in production.



²All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK410B+/CK420BQ accuracy requirements. The 9EX21831 itself does not contribute to ppm error.

³ Driven by SRC output of main clock, PLL or Bypass mode

DIF Reference Clock			
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1
Rs	33	ohm	1
Rt	49.9	ohm	1

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2




Alternative Termination for LVDS and other Common Differential Signals (figure 3)							
V _{diff}	V _{p-p}	V _{cm}	R1	R2	R3	R4	Note
0.45v	0.22v	1.08	33	150	100	100	
0.58	0.28	0.6	33	78.7	137	100	
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible
0.60	0.3	1.2	33	174	140	100	Standard LVDS

R1a = R1b = R1

R2a = R2b = R2



Cable Connected AC Coupled Application (figure 4)		
Component	Value	Note
R5a, R5b	8.2K 5%	
R6a, R6b	1K 5%	
Cc	0.1 μF	
V _{cm}	0.350 volts	



General SMBus serial interface information for the 9EX21531

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D4_(H)
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1** (see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D4_(H)
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D5_(H)
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if X_(H) was written to byte 8)**.
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address D4 _(H)		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
Data Byte Count = X		
		ACK
Beginning Byte N	X Byte	
◊		ACK
◊		◊
◊		◊
Byte N + X - 1		◊
		ACK
P	stoP bit	

Index Block Read Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address D4 _(H)		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
RT	Repeat starT	
Slave Address D5 _(H)		
RD	ReaD	
		ACK
		Data Byte Count = X
ACK		
ACK		Beginning Byte N
◊		◊
◊		◊
◊		◊
		Byte N + X - 1
N	Not acknowledge	
P	stoP bit	

Note: The SMBus addresses assume that the select pins are '00'

SMBusTable: Output, and PLL BW Control Register

Byte 0	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	54	PLL_BW# adjust		RW	00 = Low BW (1MHz) 10 = Bypass		Latch
Bit 6		BYPASS# test mode / PLL		RW	11 = High BW (3MHz)		Latch
Bit 5		RESERVED					1
Bit 4		DIF_14	Output Control	RW	Hi-Z	Enable	1
Bit 3		RESERVED					0
Bit 2		RESERVED					1
Bit 1		RESERVED					0
Bit 0		RESERVED					1

SMBusTable: Output Control Register

Byte 1	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		RESERVED					1
Bit 6		DIF_6	Output Control	RW	Hi-Z	Enable	1
Bit 5		DIF_5	Output Control	RW	Hi-Z	Enable	1
Bit 4		DIF_4	Output Control	RW	Hi-Z	Enable	1
Bit 3		DIF_3	Output Control	RW	Hi-Z	Enable	1
Bit 2		DIF_2	Output Control	RW	Hi-Z	Enable	1
Bit 1		DIF_1	Output Control	RW	Hi-Z	Enable	1
Bit 0		DIF_0	Output Control	RW	Hi-Z	Enable	1

SMBusTable: Output Control Register

Byte 2	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		DIF_13	Output Control	RW	Hi-Z	Enable	1
Bit 6		RESERVED					1
Bit 5		DIF_12	Output Control	RW	Hi-Z	Enable	1
Bit 4		DIF_11	Output Control	RW	Hi-Z	Enable	1
Bit 3		DIF_10	Output Control	RW	Hi-Z	Enable	1
Bit 2		DIF_9	Output Control	RW	Hi-Z	Enable	1
Bit 1		DIF_8	Output Control	RW	Hi-Z	Enable	1
Bit 0		DIF_7	Output Control	RW	Hi-Z	Enable	1

SMBusTable: Output Enable Readback Register

Byte 3	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	4	OE10# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 6	1	OE9# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 5	63	OE8# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 4	50	OE7# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 3		RESERVED					1
Bit 2	46	OE6# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 1	43	OE5# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 0	30	OE_01234# Input	Pin Readback	R	Pin Low	Pin Hi	X

SMBusTable: Output Enable Readback Register

Byte 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			RESERVED				0
Bit 6			RESERVED				0
Bit 5			RESERVED				1
Bit 4		SEL_A_B# Input	Pin Readback	R	Input B	Input A	X
Bit 3	18	OE13_14# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 2			RESERVED				1
Bit 1	14	OE12# Input	Pin Readback	R	Pin Low	Pin Hi	X
Bit 0	7	OE11# Input	Pin Readback	R	Pin Low	Pin Hi	X

Note: For an output to be enabled, BOTH the Output Enable Bit and the OE# pin must be enabled. This means that the Output Enable Bit must be '1' and the corresponding OE# pin must be '0'.

SMBusTable: Vendor & Revision ID Register

Byte 5	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3	REVISION ID	R	-	-	0
Bit 6	-	RID2		R	-	-	0
Bit 5	-	RID1		R	-	-	0
Bit 4	-	RID0		R	-	-	1
Bit 3	-	VID3	VENDOR ID	R	-	-	0
Bit 2	-	VID2		R	-	-	0
Bit 1	-	VID1		R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	Device ID 7 (MSB)		R	Device ID is 18 hex		0
Bit 6	-	Device ID 6		R		0	
Bit 5	-	Device ID 5		R		0	
Bit 4	-	Device ID 4		R		1	
Bit 3	-	Device ID 3		R		1	
Bit 2	-	Device ID 2		R		0	
Bit 1	-	Device ID 1		R		0	
Bit 0	-	Device ID 0		R		0	


SMBusTable: Byte Count Register


Byte 7	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	BC7	Writing to this register configures how many bytes will be read back.	RW	-	-	0
Bit 6	-	BC6		RW	-	-	0
Bit 5	-	BC5		RW	-	-	0
Bit 4	-	BC4		RW	-	-	0
Bit 3	-	BC3		RW	-	-	0
Bit 2	-	BC2		RW	-	-	1
Bit 1	-	BC1		RW	-	-	1
Bit 0	-	BC0		RW	-	-	1

SMBus Address Mapping

SMBus Address (Hex)	Main Clock (CKxxx)	9DB233	9DB433	9DB633	9DB833	9DB1233	9DB1933	9EX21531	9EX21831
D0							✓		
D2	✓						✓		
D4		✓		✓		✓	✓	✓	✓
D6						✓	✓	✓	✓
D8			✓		✓		✓	✓	✓
DA			✓		✓		✓	✓	✓
DC			✓		✓	✓	✓		
DE							✓		

Note: Indicates Bypass Mode. PLL is OFF.





Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9EX21531AKLF	Tubes	64-pin MLF	0 to +70° C
9EX21531AKLFT	Tape and Reel	64-pin MLF	0 to +70° C

"LF" suffix to the part number are the Pb-free configuration and are RoHS compliant.

"A" is the revision designator (will not correlate with datasheet revision).

Due to package size constraints top side marking may differ from the full orderable part number.

Revision History

Rev.	Issue Date	Who	Description	Page #
A	7/13/2010	RDW	Going to final	
B	3/22/2012	RDW	1. Updated data sheet title and general description to indicate PCIe Gen 1/2/3 instead of PCIe Gen3. 2. Updated phase jitter table.	1, 8
C	10/25/2016	RDW	Updated POD with latest document	16, 17

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

www.idt.com/go/sales

For Tech Support

www.idt.com/go/support

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
www.idt.com

